ASIM
MAIL [PRINT]
Equipe | Recherche | Education | Liens 
search for  

  Equipe
     Accès
     Annuaire
     Distinctions
     Séminaires

  Recherche
   Système
     Disydent
     HighPerf
     Steps
     Optimisation
     Formal verif
     Spin
     Soclib
   Back-End
     Alliance
     Coriolis
     Verif
     Aner
   Analog IC&Tools
     Cairo
     Oceane
   Publications
   Theses
   Offres de stage
   Offres de post-doc

  Education
     Master
     Plannings
     DEA
     DESS
     Maitrise
     Documentation

  Liens
     CERME
     GdrCAO
     SocLib
     MPC
     LIP6
     UPMC
     CNRS
     UFR Info
     Edite
     CCR

  Intranet

(This page is best viewed with CSS style sheets enabled)
 » Asim  » soclib

The Soclib Project : A modelisation & simulation platform for System on Chip Design

13 french laboratories joined - under the french CNRS supervision - to develop an open library of interoperable simulation models for IP cores. The goal is to provide an open SOC modelization and simulation platform for both academic laboratories and industrial companies. About one year has been necessary from january 2002 til december 2002 to define the SOCLIB principles.

More information is available on The Soclib Project web site

 

Envoyez le lien - Imprimer ce document  
Web Site © 1995-2004 ASIM/LIP6/UPMC
W3C Validation HTML - CSS - Links

Last modified on 13/02/2004