Changes between Version 5 and Version 6 of MjpegCourse/VgmnNoirqMono
- Timestamp:
- Mar 10, 2009, 7:08:02 PM (16 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
MjpegCourse/VgmnNoirqMono
v5 v6 1 1 {{{ 2 #!/usr/bin/env python 3 4 import dsx 2 5 import soclib 3 6 4 7 def VgmnNoirqMono(): 5 8 pf = soclib.Architecture(cell_size = 4, 6 plen_size = 1,7 addr_size = 32,8 rerror_size = 1,9 clen_size = 1,10 rflag_size = 1,11 srcid_size = 8,12 pktid_size = 1,13 trdid_size = 1,14 wrplen_size = 115 )9 plen_size = 1, 10 addr_size = 32, 11 rerror_size = 1, 12 clen_size = 1, 13 rflag_size = 1, 14 srcid_size = 8, 15 pktid_size = 1, 16 trdid_size = 1, 17 wrplen_size = 1 18 ) 16 19 pf.create('common:mapping_table', 17 'mapping_table',18 addr_bits = [8],19 srcid_bits = [8],20 cacheability_mask = 0xc00000)21 pf.create('common: elf_loader', 'loader')20 'mapping_table', 21 addr_bits = [8], 22 srcid_bits = [8], 23 cacheability_mask = 0xc00000) 24 pf.create('common:loader', 'loader') 22 25 23 26 vgmn = pf.create('caba:vci_vgmn', 'vgmn0', *** remplir ***) 24 27 25 mips = pf.create('caba:iss_wrapper', 'mips0', iss_t='common:mipsel', *** remplir ***) 26 xcache = pf.create('caba:vci_xcache', 'xcache0', 27 icache_lines = 16, 28 icache_words = 8, 29 dcache_lines = 16, 30 dcache_words = 8) 31 mips.dcache // xcache.dcache 32 mips.icache // xcache.icache 28 cpu = pf.create('caba:vci_xcache_wrapper', 'cpu0', 29 iss_t = "common:mips32el", 30 ident = 0, 31 icache_ways = 1, 32 icache_sets = 16, 33 icache_words = 8, 34 dcache_ways = 1, 35 dcache_sets = 16, 36 dcache_words = 8) 33 37 34 vgmn.to_initiator.new() // xcache.vci38 vgmn.to_initiator.new() // cpu.vci 35 39 36 40 for i in range(2): … … 40 44 ram.addSegment('uram%d'%i, base + 0x200000, 0x100000, False) 41 45 ram.vci // vgmn.to_target.new() 42 ram.addSegment('boot', *** remplir ***) # Mips boot address, 0x100 octets, cacheable43 ram.addSegment('excep', *** remplir ***) # Mips exception address, 0x100 octets, cacheable46 ram.addSegment('boot', *** remplir ***) # Mips boot address, 0x1000 octets, cacheable 47 ram.addSegment('excep', *** remplir ***) # Mips exception address, 0x1000 octets, cacheable 44 48 45 49 tty = pf.create('caba:vci_multi_tty', 'tty0', names = ['tty0']) … … 48 52 49 53 return pf 54 55 # This is a python quirk to generate the platform 56 # if this file is directly called, but only export 57 # methods if imported from somewhere else 58 59 if __name__ == '__main__': 60 VgmnNoirqMono().generate(soclib.PfDriver()) 50 61 }}}